About Us

FermionIC Design is a fabless semiconductor company developing IPs and chipsets for wireline and wireless communication systems.
Our multiprotocol SERDES IP supports up-to 32GBps NRZ data-rate and meets electrical specifications of PCIe5/USB4/Ethernet/JESD standard. FermionIC’s innovative SERDES architecture guarantees best-in-class latency across various nodes, multiple foundries and protocols. 
Our upcoming Hybrid beamformer IC enables miniaturization of phased-array active antenna systems for 5G, SATCOM and Radar. 



Leadership

Our executive management team combines decades of semiconductor IC development and product marketing experience with focus on customer needs to offer best-in-class Product/Solutions.

gautam_da.jpg

Gautam Kumar Singh

CEO

  • Grey LinkedIn Icon

Gautam is an accomplished semiconductor professional with experience in IC and IP product-design and business creation. He has held senior engineering positions at top semiconductor product and IP companies in India, driving the product-definition and management of business-units responsible for designing/architecting the high-speed interconnect communication IPs for multiple protocols and high-performance clock and data products. He holds an M.Sc(Engg) degree in Electronic Design and Technology from Indian Institute of Science (IISc, Bangalore) and a B.Tech degree from IIT Varanasi, India. Gautam has been part of some of the well known successful semiconductor startups from India.

prasun_da.jpg
Abhra1_edited.jpg
Shabaaz_1_circle_edited.jpg

Prasun Bhattacharyya

CTO

  • Grey LinkedIn Icon

In his two decades of experience, Prasun led some of the cutting-edge designs coming out of top semiconductor products and IP companies. He was responsible for the successful design and productization of industry-leading RF transceivers, high-performance PLLs, ADCs, TIAs and SERDES. He holds a B.E. degree in Electronics and Communication Systems from IIEST, Shibpur, West Bengal. He has been part of one of the most successful semiconductor startup from India.

Abhra Bagchi

Architect, Digital Design

  • Grey LinkedIn Icon

Abhra brings with him a rich and diverse experience in Digital Design. He has previously worked with Google, Qualcomm & Intel after graduating from Indian Institute of Science (IISc) with an M.Tech in Electronic Design and B.Tech from IIEST, Shibpur. He has worked on Coherent Caches for GPUs, WiFi 6/6E PHY, Memory Controllers and other HSIO.

Shabaaz N Syed

Director, Custom Layout

  • Grey LinkedIn Icon

Shabaaz brings with him extensive experience in custom-layout, chip-integration of complex SoCs and ICs. He has previously worked with Maxlinear, Western-Digital after having a B.Tech Degree in Electronics from Sri Dharmasthala Manjunatheshwara College of Engineering and Technology,Dharwad. He has worked on multi-protocol Serdes, RF-transceivers, High-performance analog ICs.